DsynQ New
Back to history

Beam Splitter · 1550 nm

A silicon photonics beam splitter at 1550nm with a 50/50 split ratio and minimal insertion loss.

Beam Splitter
Silicon Photonics (SOI)
Minimize Insertion Loss
1550 nm
Split 50:50
3 candidates evaluated
AI Copilot
v1
4 simulations
Previewing:
Candidate C · Recommended
Layout Preview
25.5 × 1.75 µm · 2 layers
100% · scroll to zoom, drag to pan
Specification
Wavelength
1550 nm
Objective
Minimize Insertion Loss
Platform
Silicon Photonics (SOI)
Split Ratio
50:50
Parameters
gap_um=0.23length_um=40wg_width_um=0.5bend_radius_um=10coupling_length_um=18.054999999999996

dsynq-engine/0.3.0 [gdsfactory+analytic-v2]

Performance Metrics

Estimated Efficiency
97.2%
Estimated Loss
0.12dB
Bandwidth
90nm
Fabrication Score
94/100
Design Summary

This 50:50 beam splitter is designed on a silicon photonics (SOI) platform with the objective of minimizing insertion loss at a 1550 nm operating wavelength. Analytic estimates indicate an efficiency of 97.2%, corresponding to an insertion loss of 0.123 dB, which are the same transmission expressed two equivalent ways. The design achieves a bandwidth of 90.0 nm within a compact footprint of 25.5 × 1.75 µm, using a coupling length of approximately 18.055 µm, a 0.5 µm waveguide width, a 0.23 µm gap, and a 10 µm bend radius. Its fabrication score of 94.2/100 suggests good manufacturability under standard SOI processes. These figures are derived from analytic modeling rather than full physical simulation.